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Abstract—Linear Nearest Neighbor (LNN) synthesis in re-
versible circuits has emerged as an important issue in terms
of technological implementation for quantum computation. The
objective is to obtain a LNN architecture with minimum gate
cost. As achieving optimal synthesis is a hard problem, heuristic
methods have been proposed in recent literature. In this work we
present a graph partitioning based approach for LNN synthesis
with reduction in circuit cost. In particular, the number of SWAP
gates required to convert a given gate-level quantum circuit to
its equivalent LNN configuration is minimized. Our algorithm
determines the reordering of indices of the qubit line(s) for both
single control and multiple controlled gates. Experimental results
for placing the target qubits of Multiple Controlled Toffoli (MCT)
library of benchmark circuits show a significant reduction in
gate count and quantum gate cost compared to those of related
research works.
Index Terms—Linear Nearest Neighbor, Reversible circuit,
Quantum Gates, Graph Partitioning, Quantum Cost.
I. INTRODUCTION
QUANTUM computing is an emerging field of researchin which the rules of quantum physics are used to solve
certain computing problems more efficiently than any classical
algorithm [1]. A quantum circuit is employed to process
quantum bits (qubit), where a qubit is the unit of quantum
information. It can be typically realized as a particular spin
state of an electron, or a certain polarization state of a photon.
While the two possible spin states of an electron are up (↑)
and down (↓), the two polarization states of a photon are
vertical (l) and horizontal (↔ ). Such states are denoted
by |0〉 and |1〉 respectively. A qubit can also represent any
superposition state |ϕ〉 = α|0〉 + β|1〉 where |·〉 is the standard
Dirac notation [2] for quantum states, and α and β are the
complex amplitudes representing the probabilities of state |0〉
and |1〉 respectively satisfying the condition |α|2 + |β|2 = 1.
Although a single qubit can theoretically be in infinite number
of superposed states corresponding to all possible pair of
values for the amplitudes α and β, in reality equal amplitudes
for the two basis states lead to the observation that n qubits
can represent at most 2n possible superposed states. An n-
qubit quantum state can be represented as |ϕ〉 =∑2n−1i=0 αi|i〉,
where i is written in binary representation and
∑
i |αi|2 = 1.
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This leads to the concept of a quantum register [3] with n
qubits holding 2n simultaneous values. Massive parallelism in
quantum computing can occur if an operation is performed on
the contents of a register, all possible values are operated on
simultaneously. In practice however, the property of quantum
de-coherence [4], [5] has to be tackled in order to achieve this
sort of parallelism.
Quantum circuits or gate networks realizing Boolean func-
tions are termed as Quantum Boolean Circuits (QBCs). For-
mally, a QBC is a quantum system of N qubits specified by
|x1〉|x2〉 . . . |xN 〉, and a number of reversible quantum gates.
The quantum gates such as NOT, Controlled-Not (CNOT),
SWAP, which implement specific unitary operations manifest
the logic operations.
Younnes and Miller [6] raised the issue that only the
interaction (coupling) between physically adjacent qubits is
desired for practical implementation of Quantum Boolean Cir-
cuits (QBCs). This is termed as the Linear Nearest-Neighbor
(LNN) configuration. The requirement of nearest neighbor
relationship between the control and the target qubits is truly
justified due to the limitation of the J-coupling force [7]
required to perform multi-qubit logic operations and this works
effectively only between the adjacent qubits. In a QBC, pairs
of SWAP gates play a key role in bringing the control and the
target qubits of any quantum gate to adjacent lines. But this
increases the gate cost. Hence, the aim in LNN synthesis of
minimizing the number of additional SWAP gates has been
addressed in this paper.
The layout of the paper is as follows. The next section is
a review of existing synthesis approaches including methods
for cost reduction. In Section III, the proposed LNN synthesis
approach and related convention for multi-controlled gate de-
compositions are discussed. In Section IV, the graph partition-
ing based LNN synthesis method is presented. Experimental
results appear next and concluding remarks in Section VI.
II. RELATED WORKS
One of the major challenges in hardware implementation by
any technology is to minimize power dissipation. Landauer [8]
showed that irreversible circuits must dissipate certain energy
irrespective of the technology used. Bennett [9] in his work
clearly established that the most effective way of implementing
reversible circuits to avoid this situation is to employ quantum
technology. Furthermore, using quantum technology certain
computational tasks can be performed exponentially faster [10]
than by the hardware of existing irreversible technologies.
In the implementation of quantum circuits, optimization of
circuit levels as well gate count in a quantum boolean network
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2needs to be done. For a small circuit, this can be done easily,
but for the larger ones, we need to find a proper algorithmic
approach for minimizing quantum cost in the circuit. Here,
quantum cost means the cost in implementing a given quantum
circuit using a suitable technology.
Synthesis of quantum boolean network is an emerging
research area and some fine works [11], [12], [13], [14] have
been done on reversible circuit synthesis in recent years. Local
optimization methods have been proposed recently in [15],
[16]. Other models on reversible logic synthesis have also been
proposed by many authors [17], [18], [19], [20]. But from
a practical viewpoint there are other drawbacks with these
approaches. Each gate must be realized in a Linear Nearest
Neighbor architecture. Wille et al. [21] have discussed in detail
about the cost metrics and the need for LNN optimization.
Hirata et al. [22] discusses the schemes for permuting the
qubits for achieving the LNN configuration. It carries out the
optimization in the number of SWAP gates by carrying out
the search for each gate individually, a sort of local ordering.
It is not shown how this can lead to the optimization in the
number of SWAP gates considering the whole circuit. Related
works can also be found in [23]. Most of these methods are
built for Linear Nearest Neighbor (LNN) architecture where
only adjacent qubits can interact. In most of the articles, the
authors aim at minimizing nearest neighbor cost to achieve
NNC optimality. Wille et al. [21] showed that achieving NNC
optimality by introducing additional SWAP gates increases
quantum cost. They aim optimality by decomposing a TOF-
FOLI gate to basic gates, e.g, NOT, CNOT, Controlled-V and
Controlled-V+ and then reordered the circuit lines by means
of local and global reordering. This results in NNC optimality
and reduced quantum cost. Maslov [24] presents a theoretical
study on quantum circuit placement in physical hardware by
means of a graph theoretic approach. A TOFFOLI network
synthesis using template matching has also been proposed in
[14].
In this paper we propose a new approach for inserting pairs
of SWAP gates, and reordering the qubit lines based on a graph
partitioning approach. This gives better results compared to
those by the earlier ones including [21].
III. LINEAR NEAREST NEIGHBOR SYNTHESIS
Our work is based on reordering the qubit lines so that the
interacting qubits are adjacent to each other, i.e., the distance
between target and control lines are minimized (this is termed
as Nearest Neighbor Cost (NNC) in [21]). Without loss of
generality, it may be assumed that a given QBC is not in
nearest neighbor form. SWAP gates are inserted appropirately
to convert the QBC to a corresponding LNN architecture.
It may be noted that for 1-qubit and 2-qubit gates, LNN
architecture can be obtained without any additional SWAP
gates. Hence, the multi-qubit gates need special attention in
LNN synthesis to reduce the number of extra SWAP gates
required,
In Fig. 1(a), a Toffoli or CkNOT quantum gate is shown
which is not in the nearest neighbor architecture. Insertion of
SWAP gates for LNN without reordering the qubit lines is
shown to be non-optimal in Fig. 1(b), whereas the optimal
synthesis after reordering as in Fig. 1(c) requires no SWAP
gates.
Fig. 1. LNN synthesis of TOFFOLI (a) a single TOFFOLI gate, (b)
introduction of SWAP gates resulting 4 SWAPs. (c) is the reordered circuit
resulting zero SWAP gate requirement
In this example of Fig. 1, we have considered a single
gate where the reordering can be done easily. The pertinent
question is how to solve this for large benchmark QBC circuits
with many qubit lines. Furthermore, an optimal solution with
minimum NNC is the desideratum.
For ease of handling, we further sub-divide the LNN synthe-
sis problem for QBCs as one for NOT, CNOT and TOFFOLI
(NCT) and another for multiple controlled TOFFOLI (MCT)
gates. In the next two subsections we discuss these two types
of synthesis separately.
A. LNN Synthesis for NCT gate library
For the realization of quantum circuits in hardware tech-
nology we have to introduce SWAP gates or a chain of basic
quantum gates in the circuit to make it a LNN circuit. For
introducing SWAP gates in a TOFFOLI network to make
a LNN architecture, an algorithm for counting the required
SWAP gate pairs is introduced here.
For a simple NOT gate, the number of SWAP pair required
is zero. For a CNOT gate, the number of SWAP pairs is simply
the number of intermediate qubit lines between top and bottom
control lines. There may be two variations of a CNOT gate as
shown in Fig. 2(a) and 2(b).
Fig. 2. Variations of CNOT and TOFFOLI. (a), (b) are two types of CNOT.
(c), (d), (e) are variations of TOFFOLI
For a TOFFOLI gate the scenario is somewhat complex.
There may be three variations of a TOFFOLI gate correspond-
ing to the positions of its target qubit. All the variations of
CNOT and TOFFOLI are shown in Fig. 2(c), (d), (e).
31) Rules for counting SWAP pairs: We now formally
present the rule for counting the additional SWAP gates needed
to convert a non-LNN gate to the corresponding LNN. Let
ctrl1, ctrl2, target denote the two control qubit lines and the
target output qubit line of a TOFFOLI gate. The input qubit
lines have consecutive integer indices starting with 0 for the
topmost qubit line. The control qubit line having lower index
value is denoted by ctrl1 and the other control qubit line by
ctrl2.
Rules for counting SWAP pairs
Case 1: target < ctrl1 < ctrl2
if ctrl1 − target > 1, then required SWAP pair is
s1 + s2 where s1 = ctrl1 − target− 1 and
s2 = ctrl2 − target− 2
else if ctrl2 − ctrl1 > 1, then required SWAP pair
is s where s = ctrl2 − ctrl1 − 1
Case 2: ctrl1 < target < ctrl2
if target− ctrl1 > 1, then required SWAP pair is
s where s = target− ctrl1 − 1, otherwise no
SWAP pair is needed
if ctrl2 − target > 1, then required SWAP pair is
s where s = ctrl2 − target− 1, otherwise no
SWAP pair is needed
Case 3: ctrl1 < ctrl2 < target
if target− ctrl2 > 1, then required SWAP pair is
s1 + s2 where s1 = target− ctrl2− 1 and
s2 = target− ctrl1 − 2
else if ctrl2 − ctrl1 > 1, then required SWAP pair
is s where s = ctrl2 − ctrl1 − 1
B. LNN Synthesis for MCT gate library
Another side of the problem is to decompose each MCT
gate in the reversible circuit into an equivalent NCT network.
After then the nearest neighbor synthesis is to be done for the
entire circuit. Consider the MCT gate in Fig. 3.
Fig. 3. Decomposition of MCT gate: Replacement of a C4NOT gate by
equivalent TOFFOLI with two ancillary qubits f0,f1
Here, the original circuit is a multiple controlled TOFFOLI.
Using standard decomposition [23], [25] the gate is converted
to equivalent TOFFOLI. As a result, gate count and quantum
cost has increased. Two extra ancillary qubits have come
into the scenario and the circuit is not in nearest neighbor
condition.
As far as we are focussing the hardware implementation
of quantum circuits, the decomposition of an arbitrary circuit
(Multiple controlled TOFFOLI) is necessary. Perkowski et al.
[23] states the necessity of decomposition and introduction of
ancillary qubits. Wille et al. [21] showed some decomposition
leading to increased quantum cost by adding SWAP gates
whenever a non-adjacent quantum gate appears.
In our approach we have taken circuit files from Revlib
[26] and written a C program to parse it into an equivalent
TOFFOLI network. It can be shown that for decomposition
of a single CkNOT gate, the number of TOFFOLI required is
2(k− 2) + 1 and number of ancillary qubits required is k− 2
[25]. Using this formula we have simply reconstructed the
decomposed circuit. The resultant circuit contains only NOT,
CNOT and TOFFOLI gates.
IV. REORDERING BY GRAPH PARTITIONING
In this section, we propose a graph partitioning based
approach to get the ordering of qubit lines to achieve LNN
architecture. Any non-LNN circuit can be converted to LNN
one by introducing additional SWAP gates. But the linear
ordering of the qubit lines will make the difference in number
of SWAP gates required in making the LNN circuit. On a
practical quantum computer, a number of SWAP operations is
necessary to emulate the behavior of a quantum circuit running
on an ideal machine [27]. Some works on TOFFOLI network
synthesis can be found in [28], [29]. Some authors focused on
logic synthesis by permutation of qubit lines [30], [31] also.
Very recently LNN synthesis by means of line reordering has
presented by Saeedi et al. [32].
However, in this section we propose a balanced graph par-
titioning approach through which reordering can be achieved
with less overhead producing better result than the existing
ones. Although graph partitioning problem is NP-complete,
many algorithms exist that result a reasonably good partition.
We first formulate the graph partitioning problem mathemat-
ically and then introduce the method how we have exploited
the problem in NN synthesis.
1) Qubit line adjacency graph: We define an undirected
weighted qubit line adjacency graph G = (V,E,w : E → N )
for a given QBC C where each vertex v represents an input
qubit line. There is an edge between two vertices u and v if the
corresponding qubit lines appear as the control and target qubit
lines of a single gate in C. Thus, for a NOT gate there is no
edge; for a CNOT gate there is an edge between its control and
target qubit lines; for a TOFFOLI(ctrl1, ctrl2, target) gate
there are two edges namely (ctrl1,target) and (ctrl2, target).
The weight w(e) of an edge e = (u, v) between the vertices
u and v is the number of times the pair of qubit lines
corresponding to u and v appear as the control and target
qubit of any quantum gate in the given QBC. It may noted
that for a QBC with a single output, this graph is connected.
Fig. 4 illustrates a QBC of NCT gate library and its qubit line
adjacency graph.
The problem of re-ordering the input qubit lines in a QBC C
is reduced to finding a linear ordering f : V → {1, 2, . . . , |V |}
of the vertices of its qubit line adjacency graph G such that
Σe=(u,v)∈E |f(u)−f(v)| is minimum. This is known to be NP-
complete [33]. There are approximate algorithms for solving
4Fig. 4. Graph formation: (a) is the TOFFOLI network having NOT, CNOT
& TOFFOLI gates, (b) is the weighted graph formed from this circuit
these [34] which are non-trivial to implement. Fortunately,
it was also shown that the heuristic for getting the linear
ordering by listing the leaves of the binary tree representing
recursive balanced bi-partitioning of the graph, is good [35].
We therefore, adopt this line of approach to solve the problem
of re-ordering the qubit lines of a given QBC so that the NNC
is minimal.
Various algorithms exist for solving graph partitioning prob-
lem in polynomial time, having their relative advantages and
disadvantages. Many of these methods compute the eigen-
vector corresponding to the second smallest eigenvalue [36],
[37]. But these methods are expensive with respect to running
time. Geometric partitioning methods [38], [39] need greater
execution time. Moreover, quality of partitions are also not up
to the mark due to randomized nature of partitioning of these
approaches.
2) Reordering by partitioning: We have used pmetis [40]
graph partitioning tool for partitioning. This tool is developed
using multilevel partitioning algorithm (Coarsening, Partition-
ing and uncoarsening phases) and produce good quality of
partition with less execution time. The complexity of the
algorithm used in pmetis is approximately O((n+m)∗log(k))
where n is the number of nodes, m is the number of edges
and k is the number of partitions.
We have written a C program to parse the circuit descrip-
tion of a TOFFOLI network to the graph description format
required for pmetis input. The output is a linear ordering of the
partitions that are returned by pmetis. But in most of the cases
the ordering returned by pmetis there are fewer non-empty
partitions than the required number of partitions. Hence, more
than one vertices may present in a single partition. To resolve
this problem, we have made a linear ordering of the partition
order. For example, if the input qubit lines are 0 through 5 and
the partitioning order is: 2, 1, 1, 3, 2, 4, we will reorder these
as: 2, 0, 1, 4, 3, 5.
From the reordered qubit lines we have again reconstructed
the NCT network. Then the required number of SWAP pair
is calculated in both cases using the rule presented in the
previous section. Figure 5 demonstrates the synthesis of the
circuit 4mod5-bdd 287 from RevLib. The original circuit is
represented in Fig.5(a), which is not in NN architecture. The
Fig. 5. Synthesis of the circuit 4mod5-bdd 287. (a) the original circuit
which needs 15 SWAP pairs for LNN architecture, (b) the graph formed from
reordered circuit in (d), (c) the ordering of qubit lines after partitioning, (d)
is the reconstructed circuit from new ordering, with only 10 SWAP pairs for
LNN architecture
number of SWAP gates required to make this circuit LNN is
15. Fig.5(b) is the graph formed from reordered circuit in (d)
and 5(c) are the partition numbers returned by pmetis after
the partitioning. Fig.5(d) is the reconstructed circuit after the
reordering, which clearly shows that number of SWAP gate
requirement has come down to 10 to make it an LNN circuit.
V. EXPERIMENTAL RESULTS
The experimental results are shown in Table I. The first
column is the list of benchmark circuits used in our experi-
ment, next three columns are the number of qubit lines (N),
gate count (GC) and quantum cost (QC) in the original circuit.
SWAP cost and total quantum cost (QC) of the decomposed
circuit before ordering are shown in the next two columns,
followed by SWAP cost and QC after ordering. Then the
percentage reduction of quantum cost after reordering the qubit
lines are shown. Next column denotes the results reported by
Wille et al. [21]. The percentage decrease in quantum cost
over [21] is shown in the last column.
Regarding the quantum cost of various gates, cost of NOT,
CNOT and SWAP gates are taken as 1, 1 and 3 respectively
[21]. When two qubits of a particular gate are adjacent, then
there is no need to introduce SWAP between them, when two
5qubit lines are adjacent then only the notion of introducing
SWAP gates comes into the scenario. We have taken 54
benchmark circuits from RevLib, out of which the results
for 20 circuits are also reported in [21]. It can be seen that
using our method we can reduce the number of SWAP gates
and therefore the total quantum cost by 17.5% in average
compared to [21], except for a few of the cases in which
ordering of the qubit lines have worsened the situation. The
execution times of the algorithm are also negligible. The
percentage decrease in quantum cost due to the reordering of
qubit lines, considering all the circuits as given in Table I is
about 47%.
VI. CONCLUSION
In this work, we have focussed on linear nearest neigh-
bor architecture where SWAP gates are introduced between
the qubit lines whenever it is not in NN architecture. The
method proposed reduces the SWAP gate count significantly
for the RevLib benchmark circuits. It has also led to an
appreciable decrease in the overall quantum cost for most of
the benchmark circuits compared to the related works, and
by 47% on an average. This method for converting a QBC
with CNOT, C2NOT and even MCT gates into their nearest
neighbor equivalent form can be utilized for the development
of low-level circuit synthesis automation tools in the quantum
computing domain.
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6TABLE I
COMPARISON OF QUANTUM COST FOR PROPOSED LNN SYNTHESIS METHOD VS. [21] ON REVLIB BENCHMARKS
ORIGINAL CIRCUIT BEFORE ORDERING AFTER ORDERING
BENCHMARK
CIRCUIT
N GC QC SWAP
COST
TOTAL
QC
SWAP
COST
TOTAL
QC
% DECREASE
IN QC DUE TO
REORDERING
QC
REPORTED
BY [21]
%
DECREASE
IN QC OVER
[21]
3 17 13 3 6 14 6 20 0 14 30 28 50
4 49 17 4 12 16 66 98 18 50 48.9 98 48.9
4gt4-v0 80 5 5 37 120 153 48 81 47 138 41.3
4gt5 75 5 5 21 78 101 36 59 41.5 79 25.3
4gt12-v1 89 5 5 45 114 157 126 169 -7.64 168 6.5
4gt13-v1 93 5 4 16 72 90 6 24 73.3 53 54.7
4gt-10v1 81 5 6 34 120 158 96 134 15.2 147 8.8
4mod5-bdd 287 7 8 24 90 114 72 96 15.7 - -
4mod5-v1 23 5 8 24 84 108 42 66 38.8 78 15.3
5xp1 194 17 85 1430 28194 29523 7164 8493 71.2 - -
9symml 195 10 129 14193 34458 38303 19764 23609 38.3 - -
add6 196 19 229 6455 122910 128831 45606 51527 60 - -
adr4 197 13 55 727 9774 10489 4986 5701 45.6 - -
aj-e11 165 4 13 45 84 131 90 137 -4.5 181 27.6
alu1 198 20 32 228 6498 6756 1944 2202 67.4 - -
alu2 199 16 157 5654 70716 74991 21240 25515 65.9 - -
alu3 200 18 94 2632 45954 48290 21000 23336 51.6 - -
alu4 201 22 1063 55388 1059834 1106423 541380 587969 46.8 - -
alu-bdd 288 7 9 29 144 173 102 131 24.2 - -
apla 203 22 80 3438 77742 80828 23394 26480 67.2 - -
apex4 202 28 5376 237963 7659894 7875016 1922358 2137480 72.8 - -
bw 291 87 307 943 79326 80269 46158 47101 41.3 - -
c7552 205 21 80 1728 50418 52102 10746 12430 76.1 - -
clip 206 14 174 6731 72792 77764 29292 34264 55.9 - -
cm42a 207 14 35 377 7236 7617 1590 1971 74.7 - -
cm85a 209 14 69 2252 26958 28995 11562 13599 54 - -
cm150a 210 22 53 1096 8472 9467 5124 6119 35.3 - -
cm151a 211 28 33 888 21216 22027 5016 5827 73.5 - -
cm152a 212 12 16 252 1566 1816 1416 1666 8.2 - -
cm163a 213 29 39 756 22800 23499 6780 7479 68.1 - -
cmb 214 20 18 910 7800 8234 2748 3182 61.3 - -
co14 215 15 30 3488 24438 26064 8466 10092 61.2 - -
cu 219 25 40 1148 30234 31262 9402 10430 66.6 - -
cycle10 2 110 12 19 1202 9690 10417 2808 3535 66 8046 56
dc1 220 11 39 416 5994 6419 1482 1907 70.2 - -
dc2 222 15 75 1886 32052 33809 8634 10391 69.2 - -
decod24-v3 46 4 9 9 54 63 12 21 66.6 21 0
decod 217 21 80 1728 50418 52102 10746 12430 76.1 - -
dist 223 13 185 7601 76164 81591 24828 30255 62.9 - -
f51m 233 22 663 37400 612030 639493 281508 308971 51.6 - -
ham15 108 15 70 453 3312 3764 2418 2870 23.7 2588 -10.8
hwb4 52 4 11 23 42 65 48 71 -9.2 65 0
hwb5 55 5 24 104 378 492 276 390 20.7 337 -15.7
inc 237 16 93 2140 40410 42407 11772 13769 67.5 - -
mod5adder 128 6 15 83 522 613 150 241 60.6 330 26.9
mod8-10 177 5 14 94 330 418 234 322 22.9 363 11.2
plus127mod8192 162 13 910 73357 508134 551588 403938 447392 18.8 503516 11.1
plus63mod4096 163 12 429 32539 193446 211559 159258 177371 16.1 210400 15.6
plus63mod8192 164 13 492 45025 267480 290798 203772 227090 21.9 279016 18.6
rd53 135 7 16 77 558 636 348 426 33 303 -40.5
rd84 313 34 104 304 6780 7084 4548 4852 31.5 - -
sqn 258 10 76 2122 15258 16784 5562 7088 57.7 - -
sym9 317 27 62 206 3870 4076 1686 1892 53.5 - -
z4ml 269 11 48 642 7386 8018 3600 4232 47.2 - -
AVERAGE COST REDUCTION % 46.6 17.5
